From 4c2342236d48ac9febdc9b1c368c895812a111cb Mon Sep 17 00:00:00 2001 From: Jesse Morgan Date: Wed, 6 Apr 2022 07:36:50 -0700 Subject: Add hardware schematics --- hw-design/flowerpot-hardware.kicad_pcb | 582 +++++++++++++++++++++++++++++++++ hw-design/flowerpot-hardware.pro | 33 ++ hw-design/flowerpot-hardware.sch | 206 ++++++++++++ 3 files changed, 821 insertions(+) create mode 100644 hw-design/flowerpot-hardware.kicad_pcb create mode 100644 hw-design/flowerpot-hardware.pro create mode 100644 hw-design/flowerpot-hardware.sch diff --git a/hw-design/flowerpot-hardware.kicad_pcb b/hw-design/flowerpot-hardware.kicad_pcb new file mode 100644 index 0000000..91903bb --- /dev/null +++ b/hw-design/flowerpot-hardware.kicad_pcb @@ -0,0 +1,582 @@ +(kicad_pcb (version 20171130) (host pcbnew 5.1.5+dfsg1-2build2) + + (general + (thickness 1.6) + (drawings 0) + (tracks 26) + (zones 0) + (modules 9) + (nets 20) + ) + + (page A4) + (layers + (0 F.Cu signal) + (31 B.Cu signal) + (32 B.Adhes user) + (33 F.Adhes user) + (34 B.Paste user) + (35 F.Paste user) + (36 B.SilkS user) + (37 F.SilkS user) + (38 B.Mask user) + (39 F.Mask user) + (40 Dwgs.User user) + (41 Cmts.User user) + (42 Eco1.User user) + (43 Eco2.User user) + (44 Edge.Cuts user) + (45 Margin user) + (46 B.CrtYd user) + (47 F.CrtYd user) + (48 B.Fab user) + (49 F.Fab user) + ) + + (setup + (last_trace_width 0.25) + (trace_clearance 0.2) + (zone_clearance 0.508) + (zone_45_only no) + (trace_min 0.2) + (via_size 0.8) + (via_drill 0.4) + (via_min_size 0.4) + (via_min_drill 0.3) + (uvia_size 0.3) + (uvia_drill 0.1) + (uvias_allowed no) + (uvia_min_size 0.2) + (uvia_min_drill 0.1) + (edge_width 0.05) + (segment_width 0.2) + (pcb_text_width 0.3) + (pcb_text_size 1.5 1.5) + (mod_edge_width 0.12) + (mod_text_size 1 1) + (mod_text_width 0.15) + (pad_size 1.524 1.524) + (pad_drill 0.762) + (pad_to_mask_clearance 0.051) + (solder_mask_min_width 0.25) + (aux_axis_origin 0 0) + (visible_elements FFFFFF7F) + (pcbplotparams + (layerselection 0x010fc_ffffffff) + (usegerberextensions false) + (usegerberattributes false) + (usegerberadvancedattributes false) + (creategerberjobfile false) + (excludeedgelayer true) + (linewidth 0.100000) + (plotframeref false) + (viasonmask false) + (mode 1) + (useauxorigin false) + (hpglpennumber 1) + (hpglpenspeed 20) + (hpglpendiameter 15.000000) + (psnegative false) + (psa4output false) + (plotreference true) + (plotvalue true) + (plotinvisibletext false) + (padsonsilk false) + (subtractmaskfromsilk false) + (outputformat 1) + (mirror false) + (drillshape 1) + (scaleselection 1) + (outputdirectory "")) + ) + + (net 0 "") + (net 1 "Net-(Q1-Pad1)") + (net 2 "Net-(Q1-Pad3)") + (net 3 "Net-(Q1-Pad2)") + (net 4 "Net-(Q2-Pad3)") + (net 5 "Net-(U1-Pad16)") + (net 6 "Net-(U1-Pad15)") + (net 7 "Net-(U1-Pad14)") + (net 8 "Net-(U1-Pad13)") + (net 9 "Net-(U1-Pad12)") + (net 10 "Net-(U1-Pad11)") + (net 11 "Net-(U1-Pad1)") + (net 12 "Net-(U1-Pad4)") + (net 13 "Net-(U1-Pad6)") + (net 14 "Net-(P1-Pad1)") + (net 15 "Net-(P2-Pad1)") + (net 16 +6V) + (net 17 "Net-(Q3-Pad3)") + (net 18 "Net-(Q3-Pad2)") + (net 19 GND) + + (net_class Default "This is the default net class." + (clearance 0.2) + (trace_width 0.25) + (via_dia 0.8) + (via_drill 0.4) + (uvia_dia 0.3) + (uvia_drill 0.1) + (add_net +6V) + (add_net GND) + (add_net "Net-(P1-Pad1)") + (add_net "Net-(P2-Pad1)") + (add_net "Net-(Q1-Pad1)") + (add_net "Net-(Q1-Pad2)") + (add_net "Net-(Q1-Pad3)") + (add_net "Net-(Q2-Pad3)") + (add_net "Net-(Q3-Pad2)") + (add_net "Net-(Q3-Pad3)") + (add_net "Net-(U1-Pad1)") + (add_net "Net-(U1-Pad11)") + (add_net "Net-(U1-Pad12)") + (add_net "Net-(U1-Pad13)") + (add_net "Net-(U1-Pad14)") + (add_net "Net-(U1-Pad15)") + (add_net "Net-(U1-Pad16)") + (add_net "Net-(U1-Pad4)") + (add_net "Net-(U1-Pad6)") + ) + + (module Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 5AE5139B) (tstamp 61BFC26C) + (at 85.09 62.23 180) + (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.167W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf") + (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.167W length 3.6mm diameter 1.6mm") + (path /61C5038A) + (fp_text reference R2 (at 2.54 -1.92) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value 10k (at 2.54 1.92) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text user %R (at 2.54 0) (layer F.Fab) + (effects (font (size 0.72 0.72) (thickness 0.108))) + ) + (fp_line (start 8.57 -1.05) (end -0.95 -1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start 8.57 1.05) (end 8.57 -1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start -0.95 1.05) (end 8.57 1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start -0.95 -1.05) (end -0.95 1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start 6.68 0) (end 5.73 0) (layer F.SilkS) (width 0.12)) + (fp_line (start 0.94 0) (end 1.89 0) (layer F.SilkS) (width 0.12)) + (fp_line (start 5.73 -0.92) (end 1.89 -0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 5.73 0.92) (end 5.73 -0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 1.89 0.92) (end 5.73 0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 1.89 -0.92) (end 1.89 0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1)) + (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1)) + (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1)) + (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1)) + (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1)) + (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1)) + (pad 2 thru_hole oval (at 7.62 0 180) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask) + (net 19 GND)) + (pad 1 thru_hole circle (at 0 0 180) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask) + (net 1 "Net-(Q1-Pad1)")) + (model ${KISYS3DMOD}/Resistor_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical (layer F.Cu) (tedit 5AE5139B) (tstamp 61BFB32E) + (at 102.87 59.69 270) + (descr "Resistor, Axial_DIN0204 series, Axial, Vertical, pin pitch=2.54mm, 0.167W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf") + (tags "Resistor Axial_DIN0204 series Axial Vertical pin pitch 2.54mm 0.167W length 3.6mm diameter 1.6mm") + (path /61C83749) + (fp_text reference R3 (at 2.54 -1.92 90) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value 10k (at 2.54 1.92 90) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text user %R (at 2.54 0 90) (layer F.Fab) + (effects (font (size 0.72 0.72) (thickness 0.108))) + ) + (fp_line (start 3.49 -1.05) (end -1.05 -1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start 3.49 1.05) (end 3.49 -1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.05 1.05) (end 3.49 1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.05 -1.05) (end -1.05 1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start 0.92 0) (end 1.54 0) (layer F.SilkS) (width 0.12)) + (fp_line (start 0 0) (end 2.54 0) (layer F.Fab) (width 0.1)) + (fp_circle (center 0 0) (end 0.92 0) (layer F.SilkS) (width 0.12)) + (fp_circle (center 0 0) (end 0.8 0) (layer F.Fab) (width 0.1)) + (pad 2 thru_hole oval (at 2.54 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask) + (net 2 "Net-(Q1-Pad3)")) + (pad 1 thru_hole circle (at 0 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask) + (net 16 +6V)) + (model ${KISYS3DMOD}/Resistor_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module Module:WEMOS_D1_mini_light (layer F.Cu) (tedit 5BBFB1CE) (tstamp 61BD7825) + (at 80.01 48.26 90) + (descr "16-pin module, column spacing 22.86 mm (900 mils), https://wiki.wemos.cc/products:d1:d1_mini, https://c1.staticflickr.com/1/734/31400410271_f278b087db_z.jpg") + (tags "ESP8266 WiFi microcontroller") + (path /61BD6AFB) + (fp_text reference U1 (at 22 27 90) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value WeMos_D1_mini (at 11.7 0 90) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text user "No copper" (at 11.43 -3.81 90) (layer Cmts.User) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text user "KEEP OUT" (at 11.43 -6.35 90) (layer Cmts.User) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_arc (start 22.23 -6.21) (end 24.36 -6.21) (angle -90) (layer F.SilkS) (width 0.12)) + (fp_arc (start 0.63 -6.21) (end 0.63 -8.34) (angle -90) (layer F.SilkS) (width 0.12)) + (fp_line (start 1.04 19.22) (end 1.04 26.12) (layer F.SilkS) (width 0.12)) + (fp_line (start -1.5 19.22) (end 1.04 19.22) (layer F.SilkS) (width 0.12)) + (fp_arc (start 22.23 -6.21) (end 24.23 -6.19) (angle -90) (layer F.Fab) (width 0.1)) + (fp_arc (start 0.63 -6.21) (end 0.63 -8.21) (angle -90) (layer F.Fab) (width 0.1)) + (fp_line (start -0.37 0) (end -1.37 -1) (layer F.Fab) (width 0.1)) + (fp_line (start -1.37 1) (end -0.37 0) (layer F.Fab) (width 0.1)) + (fp_line (start -1.37 -6.21) (end -1.37 -1) (layer F.Fab) (width 0.1)) + (fp_line (start 1.17 19.09) (end 1.17 25.99) (layer F.Fab) (width 0.1)) + (fp_line (start -1.37 19.09) (end 1.17 19.09) (layer F.Fab) (width 0.1)) + (fp_line (start -1.35 -7.4) (end -0.55 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start -1.3 -5.45) (end 1.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start -1.35 -3.4) (end 3.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 22.65 -1.4) (end 24.25 -3) (layer Dwgs.User) (width 0.1)) + (fp_line (start 20.65 -1.4) (end 24.25 -5) (layer Dwgs.User) (width 0.1)) + (fp_line (start 18.65 -1.4) (end 24.25 -7) (layer Dwgs.User) (width 0.1)) + (fp_line (start 16.65 -1.4) (end 23.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 14.65 -1.4) (end 21.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 12.65 -1.4) (end 19.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 10.65 -1.4) (end 17.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 8.65 -1.4) (end 15.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 6.65 -1.4) (end 13.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 4.65 -1.4) (end 11.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 2.65 -1.4) (end 9.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 0.65 -1.4) (end 7.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start -1.35 -1.4) (end 5.45 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start -1.35 -8.2) (end -1.35 -1.4) (layer Dwgs.User) (width 0.1)) + (fp_line (start 24.25 -8.2) (end -1.35 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start 24.25 -1.4) (end 24.25 -8.2) (layer Dwgs.User) (width 0.1)) + (fp_line (start -1.35 -1.4) (end 24.25 -1.4) (layer Dwgs.User) (width 0.1)) + (fp_poly (pts (xy -2.54 -0.635) (xy -2.54 0.635) (xy -1.905 0)) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.62 26.24) (end -1.62 -8.46) (layer F.CrtYd) (width 0.05)) + (fp_line (start 24.48 26.24) (end -1.62 26.24) (layer F.CrtYd) (width 0.05)) + (fp_line (start 24.48 -8.41) (end 24.48 26.24) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.62 -8.46) (end 24.48 -8.46) (layer F.CrtYd) (width 0.05)) + (fp_text user %R (at 11.43 10 90) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start -1.37 1) (end -1.37 19.09) (layer F.Fab) (width 0.1)) + (fp_line (start 22.23 -8.21) (end 0.63 -8.21) (layer F.Fab) (width 0.1)) + (fp_line (start 24.23 25.99) (end 24.23 -6.21) (layer F.Fab) (width 0.1)) + (fp_line (start 1.17 25.99) (end 24.23 25.99) (layer F.Fab) (width 0.1)) + (fp_line (start 22.24 -8.34) (end 0.63 -8.34) (layer F.SilkS) (width 0.12)) + (fp_line (start 24.36 26.12) (end 24.36 -6.21) (layer F.SilkS) (width 0.12)) + (fp_line (start -1.5 19.22) (end -1.5 -6.21) (layer F.SilkS) (width 0.12)) + (fp_line (start 1.04 26.12) (end 24.36 26.12) (layer F.SilkS) (width 0.12)) + (pad 16 thru_hole oval (at 22.86 0 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 5 "Net-(U1-Pad16)")) + (pad 15 thru_hole oval (at 22.86 2.54 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 6 "Net-(U1-Pad15)")) + (pad 14 thru_hole oval (at 22.86 5.08 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 7 "Net-(U1-Pad14)")) + (pad 13 thru_hole oval (at 22.86 7.62 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 8 "Net-(U1-Pad13)")) + (pad 12 thru_hole oval (at 22.86 10.16 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 9 "Net-(U1-Pad12)")) + (pad 11 thru_hole oval (at 22.86 12.7 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 10 "Net-(U1-Pad11)")) + (pad 10 thru_hole oval (at 22.86 15.24 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 19 GND)) + (pad 9 thru_hole oval (at 22.86 17.78 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 16 +6V)) + (pad 8 thru_hole oval (at 0 17.78 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 17 "Net-(Q3-Pad3)")) + (pad 7 thru_hole oval (at 0 15.24 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 18 "Net-(Q3-Pad2)")) + (pad 6 thru_hole oval (at 0 12.7 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 13 "Net-(U1-Pad6)")) + (pad 5 thru_hole oval (at 0 10.16 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 3 "Net-(Q1-Pad2)")) + (pad 4 thru_hole oval (at 0 7.62 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 12 "Net-(U1-Pad4)")) + (pad 3 thru_hole oval (at 0 5.08 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 11 "Net-(U1-Pad1)")) + (pad 1 thru_hole rect (at 0 0 90) (size 2 2) (drill 1) (layers *.Cu *.Mask) + (net 11 "Net-(U1-Pad1)")) + (pad 2 thru_hole oval (at 0 2.54 90) (size 2 1.6) (drill 1) (layers *.Cu *.Mask) + (net 15 "Net-(P2-Pad1)")) + (model ${KISYS3DMOD}/Module.3dshapes/WEMOS_D1_mini_light.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + (model ${KISYS3DMOD}/Connector_PinHeader_2.54mm.3dshapes/PinHeader_1x08_P2.54mm_Vertical.wrl + (offset (xyz 0 0 9.5)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 -180 0)) + ) + (model ${KISYS3DMOD}/Connector_PinHeader_2.54mm.3dshapes/PinHeader_1x08_P2.54mm_Vertical.wrl + (offset (xyz 22.86 0 9.5)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 -180 0)) + ) + (model ${KISYS3DMOD}/Connector_PinSocket_2.54mm.3dshapes/PinSocket_1x08_P2.54mm_Vertical.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + (model ${KISYS3DMOD}/Connector_PinSocket_2.54mm.3dshapes/PinSocket_1x08_P2.54mm_Vertical.wrl + (offset (xyz 22.86 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module Package_TO_SOT_THT:TO-92_Inline_Wide (layer F.Cu) (tedit 5A02FF81) (tstamp 61BFB2F2) + (at 92.71 53.34) + (descr "TO-92 leads in-line, wide, drill 0.75mm (see NXP sot054_po.pdf)") + (tags "to-92 sc-43 sc-43a sot54 PA33 transistor") + (path /61C60A18) + (fp_text reference Q3 (at 2.54 -3.56) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value 2N3904 (at 2.54 2.79) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_arc (start 2.54 0) (end 4.34 1.85) (angle -20) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 2.54 -2.48) (angle -135) (layer F.Fab) (width 0.1)) + (fp_arc (start 2.54 0) (end 2.54 -2.48) (angle 135) (layer F.Fab) (width 0.1)) + (fp_arc (start 2.54 0) (end 2.54 -2.6) (angle 65) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 2.54 -2.6) (angle -65) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 0.74 1.85) (angle 20) (layer F.SilkS) (width 0.12)) + (fp_line (start 6.09 2.01) (end -1.01 2.01) (layer F.CrtYd) (width 0.05)) + (fp_line (start 6.09 2.01) (end 6.09 -2.73) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.01 -2.73) (end -1.01 2.01) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.01 -2.73) (end 6.09 -2.73) (layer F.CrtYd) (width 0.05)) + (fp_line (start 0.8 1.75) (end 4.3 1.75) (layer F.Fab) (width 0.1)) + (fp_line (start 0.74 1.85) (end 4.34 1.85) (layer F.SilkS) (width 0.12)) + (fp_text user %R (at 2.54 -3.56) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad 1 thru_hole rect (at 0 0 90) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 14 "Net-(P1-Pad1)")) + (pad 3 thru_hole circle (at 5.08 0 90) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 17 "Net-(Q3-Pad3)")) + (pad 2 thru_hole circle (at 2.54 0 90) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 18 "Net-(Q3-Pad2)")) + (model ${KISYS3DMOD}/Package_TO_SOT_THT.3dshapes/TO-92_Inline_Wide.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 5AE5139B) (tstamp 61BD77CB) + (at 90.17 64.77 180) + (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.167W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf") + (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.167W length 3.6mm diameter 1.6mm") + (path /61BE30C8) + (fp_text reference R1 (at 3.81 -1.92) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value 270k (at 3.81 1.92) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1)) + (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1)) + (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1)) + (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1)) + (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1)) + (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1)) + (fp_line (start 1.89 -0.92) (end 1.89 0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 1.89 0.92) (end 5.73 0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 5.73 0.92) (end 5.73 -0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 5.73 -0.92) (end 1.89 -0.92) (layer F.SilkS) (width 0.12)) + (fp_line (start 0.94 0) (end 1.89 0) (layer F.SilkS) (width 0.12)) + (fp_line (start 6.68 0) (end 5.73 0) (layer F.SilkS) (width 0.12)) + (fp_line (start -0.95 -1.05) (end -0.95 1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start -0.95 1.05) (end 8.57 1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start 8.57 1.05) (end 8.57 -1.05) (layer F.CrtYd) (width 0.05)) + (fp_line (start 8.57 -1.05) (end -0.95 -1.05) (layer F.CrtYd) (width 0.05)) + (fp_text user %R (at 3.81 0) (layer F.Fab) + (effects (font (size 0.72 0.72) (thickness 0.108))) + ) + (pad 1 thru_hole circle (at 0 0 180) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask) + (net 4 "Net-(Q2-Pad3)")) + (pad 2 thru_hole oval (at 7.62 0 180) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask) + (net 15 "Net-(P2-Pad1)")) + (model ${KISYS3DMOD}/Resistor_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module TestPoint:TestPoint_Loop_D2.50mm_Drill1.0mm (layer F.Cu) (tedit 5A0F774F) (tstamp 61BD9EA4) + (at 82.55 57.15) + (descr "wire loop as test point, loop diameter 2.5mm, hole diameter 1.0mm") + (tags "test point wire loop bead") + (path /61C1596A) + (fp_text reference P2 (at 0.7 2.5) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value Probe- (at 0 -2.8) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start -1.3 -0.2) (end -1.3 0.2) (layer F.Fab) (width 0.12)) + (fp_line (start -1.3 0.2) (end 1.3 0.2) (layer F.Fab) (width 0.12)) + (fp_line (start 1.3 0.2) (end 1.3 -0.2) (layer F.Fab) (width 0.12)) + (fp_line (start 1.3 -0.2) (end -1.3 -0.2) (layer F.Fab) (width 0.12)) + (fp_circle (center 0 0) (end 1.8 0) (layer F.CrtYd) (width 0.05)) + (fp_circle (center 0 0) (end 1.5 0) (layer F.SilkS) (width 0.12)) + (fp_text user %R (at 0.7 2.5) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad 1 thru_hole circle (at 0 0) (size 2 2) (drill 1) (layers *.Cu *.Mask) + (net 15 "Net-(P2-Pad1)")) + (model ${KISYS3DMOD}/TestPoint.3dshapes/TestPoint_Loop_D2.50mm_Drill1.0mm.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module TestPoint:TestPoint_Loop_D2.50mm_Drill1.0mm (layer F.Cu) (tedit 5A0F774F) (tstamp 61BD9E98) + (at 92.71 58.42) + (descr "wire loop as test point, loop diameter 2.5mm, hole diameter 1.0mm") + (tags "test point wire loop bead") + (path /61C14F83) + (fp_text reference P1 (at 0.7 2.5) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value Probe+ (at 0 -2.8) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text user %R (at 0.7 2.5) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_circle (center 0 0) (end 1.5 0) (layer F.SilkS) (width 0.12)) + (fp_circle (center 0 0) (end 1.8 0) (layer F.CrtYd) (width 0.05)) + (fp_line (start 1.3 -0.2) (end -1.3 -0.2) (layer F.Fab) (width 0.12)) + (fp_line (start 1.3 0.2) (end 1.3 -0.2) (layer F.Fab) (width 0.12)) + (fp_line (start -1.3 0.2) (end 1.3 0.2) (layer F.Fab) (width 0.12)) + (fp_line (start -1.3 -0.2) (end -1.3 0.2) (layer F.Fab) (width 0.12)) + (pad 1 thru_hole circle (at 0 0) (size 2 2) (drill 1) (layers *.Cu *.Mask) + (net 14 "Net-(P1-Pad1)")) + (model ${KISYS3DMOD}/TestPoint.3dshapes/TestPoint_Loop_D2.50mm_Drill1.0mm.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module Package_TO_SOT_THT:TO-92_Inline_Wide (layer F.Cu) (tedit 5A02FF81) (tstamp 61BD77B4) + (at 97.79 59.69 270) + (descr "TO-92 leads in-line, wide, drill 0.75mm (see NXP sot054_po.pdf)") + (tags "to-92 sc-43 sc-43a sot54 PA33 transistor") + (path /61BDC645) + (fp_text reference Q2 (at 2.54 -3.56 90) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value 2N3906 (at 2.54 2.79 90) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text user %R (at 2.54 -3.56 90) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start 0.74 1.85) (end 4.34 1.85) (layer F.SilkS) (width 0.12)) + (fp_line (start 0.8 1.75) (end 4.3 1.75) (layer F.Fab) (width 0.1)) + (fp_line (start -1.01 -2.73) (end 6.09 -2.73) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.01 -2.73) (end -1.01 2.01) (layer F.CrtYd) (width 0.05)) + (fp_line (start 6.09 2.01) (end 6.09 -2.73) (layer F.CrtYd) (width 0.05)) + (fp_line (start 6.09 2.01) (end -1.01 2.01) (layer F.CrtYd) (width 0.05)) + (fp_arc (start 2.54 0) (end 0.74 1.85) (angle 20) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 2.54 -2.6) (angle -65) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 2.54 -2.6) (angle 65) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 2.54 -2.48) (angle 135) (layer F.Fab) (width 0.1)) + (fp_arc (start 2.54 0) (end 2.54 -2.48) (angle -135) (layer F.Fab) (width 0.1)) + (fp_arc (start 2.54 0) (end 4.34 1.85) (angle -20) (layer F.SilkS) (width 0.12)) + (pad 2 thru_hole circle (at 2.54 0) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 2 "Net-(Q1-Pad3)")) + (pad 3 thru_hole circle (at 5.08 0) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 4 "Net-(Q2-Pad3)")) + (pad 1 thru_hole rect (at 0 0) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 16 +6V)) + (model ${KISYS3DMOD}/Package_TO_SOT_THT.3dshapes/TO-92_Inline_Wide.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (module Package_TO_SOT_THT:TO-92_Inline_Wide (layer F.Cu) (tedit 5A02FF81) (tstamp 61BD77A2) + (at 87.63 62.23) + (descr "TO-92 leads in-line, wide, drill 0.75mm (see NXP sot054_po.pdf)") + (tags "to-92 sc-43 sc-43a sot54 PA33 transistor") + (path /61BE1FBE) + (fp_text reference Q1 (at 2.54 -3.56) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value 2N3904 (at 2.54 2.79) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_arc (start 2.54 0) (end 4.34 1.85) (angle -20) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 2.54 -2.48) (angle -135) (layer F.Fab) (width 0.1)) + (fp_arc (start 2.54 0) (end 2.54 -2.48) (angle 135) (layer F.Fab) (width 0.1)) + (fp_arc (start 2.54 0) (end 2.54 -2.6) (angle 65) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 2.54 -2.6) (angle -65) (layer F.SilkS) (width 0.12)) + (fp_arc (start 2.54 0) (end 0.74 1.85) (angle 20) (layer F.SilkS) (width 0.12)) + (fp_line (start 6.09 2.01) (end -1.01 2.01) (layer F.CrtYd) (width 0.05)) + (fp_line (start 6.09 2.01) (end 6.09 -2.73) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.01 -2.73) (end -1.01 2.01) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.01 -2.73) (end 6.09 -2.73) (layer F.CrtYd) (width 0.05)) + (fp_line (start 0.8 1.75) (end 4.3 1.75) (layer F.Fab) (width 0.1)) + (fp_line (start 0.74 1.85) (end 4.34 1.85) (layer F.SilkS) (width 0.12)) + (fp_text user %R (at 2.54 -3.56) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad 1 thru_hole rect (at 0 0 90) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 1 "Net-(Q1-Pad1)")) + (pad 3 thru_hole circle (at 5.08 0 90) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 2 "Net-(Q1-Pad3)")) + (pad 2 thru_hole circle (at 2.54 0 90) (size 1.5 1.5) (drill 0.8) (layers *.Cu *.Mask) + (net 3 "Net-(Q1-Pad2)")) + (model ${KISYS3DMOD}/Package_TO_SOT_THT.3dshapes/TO-92_Inline_Wide.wrl + (at (xyz 0 0 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 0)) + ) + ) + + (segment (start 87.63 62.23) (end 85.09 62.23) (width 0.25) (layer F.Cu) (net 1)) + (segment (start 92.71 62.23) (end 104.14 62.23) (width 0.25) (layer F.Cu) (net 2)) + (segment (start 92.71 62.23) (end 97.79 62.23) (width 0.25) (layer F.Cu) (net 2)) + (segment (start 97.79 62.23) (end 102.87 62.23) (width 0.25) (layer F.Cu) (net 2)) + (segment (start 90.17 48.26) (end 90.17 62.23) (width 0.25) (layer F.Cu) (net 3)) + (segment (start 90.17 64.77) (end 97.79 64.77) (width 0.25) (layer F.Cu) (net 4)) + (segment (start 85.09 47.01) (end 85.09 48.26) (width 0.25) (layer F.Cu) (net 11)) + (segment (start 80.08501 46.93499) (end 85.01499 46.93499) (width 0.25) (layer F.Cu) (net 11)) + (segment (start 80.01 47.01) (end 80.08501 46.93499) (width 0.25) (layer F.Cu) (net 11)) + (segment (start 85.01499 46.93499) (end 85.09 47.01) (width 0.25) (layer F.Cu) (net 11)) + (segment (start 80.01 48.26) (end 80.01 47.01) (width 0.25) (layer F.Cu) (net 11)) + (segment (start 92.71 53.34) (end 92.71 58.42) (width 0.25) (layer F.Cu) (net 14)) + (segment (start 82.55 48.26) (end 82.55 64.77) (width 0.25) (layer F.Cu) (net 15)) + (segment (start 97.79 59.69) (end 102.87 59.69) (width 0.25) (layer F.Cu) (net 16)) + (segment (start 97.79 25.4) (end 97.79 22.86) (width 0.25) (layer F.Cu) (net 16)) + (segment (start 97.79 22.86) (end 106.68 22.86) (width 0.25) (layer F.Cu) (net 16)) + (segment (start 106.68 22.86) (end 107.95 24.13) (width 0.25) (layer F.Cu) (net 16)) + (segment (start 107.95 54.61) (end 102.87 59.69) (width 0.25) (layer F.Cu) (net 16)) + (segment (start 107.95 24.13) (end 107.95 54.61) (width 0.25) (layer F.Cu) (net 16)) + (segment (start 97.79 53.34) (end 97.79 48.26) (width 0.25) (layer F.Cu) (net 17)) + (segment (start 95.25 48.26) (end 95.25 53.34) (width 0.25) (layer F.Cu) (net 18)) + (segment (start 77.47 26.148996) (end 80.758996 22.86) (width 0.25) (layer F.Cu) (net 19)) + (segment (start 77.47 62.23) (end 77.47 26.148996) (width 0.25) (layer F.Cu) (net 19)) + (segment (start 95.25 24.15) (end 95.25 25.4) (width 0.25) (layer F.Cu) (net 19)) + (segment (start 93.96 22.86) (end 95.25 24.15) (width 0.25) (layer F.Cu) (net 19)) + (segment (start 80.758996 22.86) (end 93.96 22.86) (width 0.25) (layer F.Cu) (net 19)) + +) diff --git a/hw-design/flowerpot-hardware.pro b/hw-design/flowerpot-hardware.pro new file mode 100644 index 0000000..152769c --- /dev/null +++ b/hw-design/flowerpot-hardware.pro @@ -0,0 +1,33 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] diff --git a/hw-design/flowerpot-hardware.sch b/hw-design/flowerpot-hardware.sch new file mode 100644 index 0000000..32a97b0 --- /dev/null +++ b/hw-design/flowerpot-hardware.sch @@ -0,0 +1,206 @@ +EESchema Schematic File Version 4 +EELAYER 30 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +Wire Wire Line + 5850 2900 6000 2900 +Wire Wire Line + 6000 4450 4850 4450 +Wire Wire Line + 4850 4450 4850 2900 +Wire Wire Line + 4850 2900 5050 2900 +$Comp +L Connector:TestPoint P2 +U 1 1 61C1596A +P 6000 2800 +F 0 "P2" H 6058 2918 50 0000 L CNN +F 1 "Probe-" H 6058 2827 50 0000 L CNN +F 2 "TestPoint:TestPoint_Loop_D2.50mm_Drill1.0mm" H 6200 2800 50 0001 C CNN +F 3 "~" H 6200 2800 50 0001 C CNN + 1 6000 2800 + 1 0 0 -1 +$EndComp +$Comp +L Device:R_US R2 +U 1 1 61C5038A +P 7200 3850 +F 0 "R2" H 7268 3896 50 0000 L CNN +F 1 "10k" H 7268 3805 50 0000 L CNN +F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal" V 7240 3840 50 0001 C CNN +F 3 "~" H 7200 3850 50 0001 C CNN + 1 7200 3850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6000 2900 6000 4450 +$Comp +L MCU_Module:WeMos_D1_mini U1 +U 1 1 61BD6AFB +P 5450 3300 +F 0 "U1" H 5450 2411 50 0000 C CNN +F 1 "WeMos_D1_mini" H 5450 2320 50 0000 C CNN +F 2 "Module:WEMOS_D1_mini_light" H 5450 2150 50 0001 C CNN +F 3 "https://wiki.wemos.cc/products:d1:d1_mini#documentation" H 3600 2150 50 0001 C CNN + 1 5450 3300 + 1 0 0 -1 +$EndComp +$Comp +L Device:R_US R3 +U 1 1 61C83749 +P 7450 3150 +F 0 "R3" V 7245 3150 50 0000 C CNN +F 1 "10k" V 7336 3150 50 0000 C CNN +F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal" V 7490 3140 50 0001 C CNN +F 3 "~" H 7450 3150 50 0001 C CNN + 1 7450 3150 + 0 1 1 0 +$EndComp +Wire Wire Line + 5850 2800 6000 2800 +$Comp +L power:GND #PWR0101 +U 1 1 61CB047C +P 7200 4000 +F 0 "#PWR0101" H 7200 3750 50 0001 C CNN +F 1 "GND" H 7205 3827 50 0000 C CNN +F 2 "" H 7200 4000 50 0001 C CNN +F 3 "" H 7200 4000 50 0001 C CNN + 1 7200 4000 + 1 0 0 -1 +$EndComp +$Comp +L power:GND #PWR0102 +U 1 1 61CB1006 +P 5850 4100 +F 0 "#PWR0102" H 5850 3850 50 0001 C CNN +F 1 "GND" H 5855 3927 50 0000 C CNN +F 2 "" H 5850 4100 50 0001 C CNN +F 3 "" H 5850 4100 50 0001 C CNN + 1 5850 4100 + 1 0 0 -1 +$EndComp +$Comp +L Transistor_BJT:2N3904 Q3 +U 1 1 61C60A18 +P 6400 4050 +F 0 "Q3" V 6728 4050 50 0000 C CNN +F 1 "2N3904" V 6637 4050 50 0000 C CNN +F 2 "Package_TO_SOT_THT:TO-92_Inline_Wide" H 6600 3975 50 0001 L CIN +F 3 "https://www.fairchildsemi.com/datasheets/2N/2N3904.pdf" H 6400 4050 50 0001 L CNN + 1 6400 4050 + 1 0 0 1 +$EndComp +$Comp +L Connector:TestPoint P1 +U 1 1 61C14F83 +P 6500 3850 +F 0 "P1" H 6442 3876 50 0000 R CNN +F 1 "Probe+" H 6442 3967 50 0000 R CNN +F 2 "TestPoint:TestPoint_Loop_D2.50mm_Drill1.0mm" H 6700 3850 50 0001 C CNN +F 3 "~" H 6700 3850 50 0001 C CNN + 1 6500 3850 + -1 0 0 -1 +$EndComp +$Comp +L Device:R_US R1 +U 1 1 61BE30C8 +P 6650 2800 +F 0 "R1" H 6582 2754 50 0000 R CNN +F 1 "270k" H 6582 2845 50 0000 R CNN +F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal" V 6690 2790 50 0001 C CNN +F 3 "~" H 6650 2800 50 0001 C CNN + 1 6650 2800 + 0 1 1 0 +$EndComp +Wire Wire Line + 5850 3700 6200 3700 +Wire Wire Line + 6200 3700 6200 4050 +$Comp +L Transistor_BJT:2N3906 Q2 +U 1 1 61BDC645 +P 7200 2900 +F 0 "Q2" V 7528 2900 50 0000 C CNN +F 1 "2N3906" V 7437 2900 50 0000 C CNN +F 2 "Package_TO_SOT_THT:TO-92_Inline_Wide" H 7400 2825 50 0001 L CIN +F 3 "https://www.fairchildsemi.com/datasheets/2N/2N3904.pdf" H 7200 2900 50 0001 L CNN + 1 7200 2900 + 0 -1 -1 0 +$EndComp +$Comp +L Transistor_BJT:2N3904 Q1 +U 1 1 61BE1FBE +P 7100 3500 +F 0 "Q1" V 7428 3500 50 0000 C CNN +F 1 "2N3904" V 7337 3500 50 0000 C CNN +F 2 "Package_TO_SOT_THT:TO-92_Inline_Wide" H 7300 3425 50 0001 L CIN +F 3 "https://www.fairchildsemi.com/datasheets/2N/2N3904.pdf" H 7100 3500 50 0001 L CNN + 1 7100 3500 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6900 3500 5850 3500 +Wire Wire Line + 7400 2800 7650 2800 +Connection ~ 6000 2800 +Wire Wire Line + 7200 3100 7200 3150 +Wire Wire Line + 7650 2800 7650 3150 +Wire Wire Line + 7650 3150 7600 3150 +Wire Wire Line + 7300 3150 7200 3150 +Wire Wire Line + 7200 3300 7200 3150 +Connection ~ 7200 3150 +Wire Wire Line + 5450 4100 5850 4100 +Wire Wire Line + 4700 2500 4700 4600 +Wire Wire Line + 4700 4600 7650 4600 +Wire Wire Line + 7650 4600 7650 3150 +Connection ~ 7650 3150 +Wire Wire Line + 4550 4750 6500 4750 +Wire Wire Line + 6500 4750 6500 4250 +Wire Wire Line + 6500 2800 6000 2800 +Wire Wire Line + 6800 2800 7000 2800 +Wire Wire Line + 4700 2500 5350 2500 +$Comp +L power:+6V #PWR0103 +U 1 1 61DA1BEE +P 5350 2500 +F 0 "#PWR0103" H 5350 2350 50 0001 C CNN +F 1 "+6V" H 5365 2673 50 0000 C CNN +F 2 "" H 5350 2500 50 0001 C CNN +F 3 "" H 5350 2500 50 0001 C CNN + 1 5350 2500 + 1 0 0 -1 +$EndComp +Connection ~ 5350 2500 +Wire Wire Line + 5550 2250 4550 2250 +Wire Wire Line + 5550 2250 5550 2500 +Wire Wire Line + 4550 2250 4550 4750 +$EndSCHEMATC -- cgit v1.2.3